

E-ISSN: 2229-7677 • Website: <u>www.ijsat.org</u> • Email: editor@ijsat.org

# Analysis of an Efficient Fault Tolerant Linear Feedback Shift Register for Low Power Applications

# Dr. SK. Enaul Haq<sup>1</sup>, Oggisetty Pavan Kumar<sup>2</sup>, Pentakota Siddhu<sup>3</sup>, Navali Mohammed Sufiyan<sup>4</sup>

<sup>1</sup>Professor, <sup>2,3,4</sup>Student, Department of Electronics and Communication Engineering, Vasireddy Venkatadri Institute of Technology

### Abstract

Very Large Scale Integration (VLSI) represents a groundbreaking technological process that transforms electronic design by integrating thousands of transistors into a single, compact chip. At the heart of this revolutionary approach lies the primary objective of minimizing interconnecting fabric areas, thereby creating more efficient and powerful electronic systems. Within this intricate landscape, the Linear Feedback Shift Register (LFSR) emerges as a pivotal sequential logic component that has become indispensable in modern embedded systems.

The conventional LFSR is an elegant mechanism composed of shift registers and XOR gates, capable of generating a linear function based on its previous state. Its significance extends far beyond simple computational tasks, finding critical applications in pseudorandom number generation, pseudo-noise sequence creation, fast digital counters, and Built-In-Self Tests. As electronic systems become increasingly complex and reliable, the demand for fault-tolerant design has become paramount, particularly in high-stakes environments where system failure is not an option.

Traditional fault-tolerant Linear Feedback Shift Registers have historically been plagued by a significant vulnerability: numerous Single-Point-of-Failures (SPoFs), where a single fault could potentially compromise the entire system's functionality. Recognizing this critical limitation, researchers have developed an innovative solution called the Fault Tolerant-Linear Feedback Shift Register (FT-LFSR), which dramatically reduces the number of potential failure points. This breakthrough approach leverages a modified version of Triple Modular Redundancy (TMR), a well-established fault tolerance technique based on spatial redundancy.

The modified TMR approach is empowered by additional controlling units designed to identify and manage operational modules dynamically. By implementing these sophisticated mechanisms, the FT-LFSR can effectively detect, isolate, and mitigate potential failures, ensuring system integrity and reliability. This advancement represents a significant leap forward in electronic design, offering a robust solution for embedded systems that require exceptional dependability across various critical applications, from aerospace and medical technologies to industrial control systems.



As technology continues to push the boundaries of what's possible in electronic design, innovations like the Fault Tolerant-LFSR demonstrate the ongoing commitment to creating more resilient, efficient, and reliable computational systems. By addressing the fundamental challenges of fault tolerance at the circuit level, researchers and engineers are paving the way for more advanced, dependable electronic technologies that can meet the increasingly demanding requirements of our complex, technology-driven world.

Keywords: Single-Point-of-Failures, Fault Tolerant, pseudorandom, Linear Feedback.

#### 1. Introduction

A Linear Feedback Shift Register (LFSR) represents a sophisticated digital circuit design that transforms sequential logic through a precise mathematical mechanism. At its core, the register utilizes a linear function—most commonly implemented through Boolean exclusive OR (XOR) operations—to derive its subsequent state from previous computational states. The register's architectural brilliance lies in its carefully positioned "taps" - specific bit locations that critically influence the state transition process, allowing signals to methodically advance from one bit to the next most significant bit.

When clocked, the LFSR creates a dynamic and mathematically predictable sequence of bit patterns, achieved by strategically combining the outputs of multiple flip-flops in an exclusive-OR configuration. This intricate design allows the register to generate pseudo-random sequences while maintaining a deterministic underlying structure, feeding the XOR-combined outputs back into the input of specific flip-flops to create a complex yet controlled computational pathway.

The Fault-Tolerant Linear Feedback Shift Register (FT-LFSR) emerges as a critical evolution in this technological landscape, specifically engineered to address reliability challenges in high-stakes computational environments. Unlike traditional designs, the FT-LFSR incorporates advanced fault detection and correction mechanisms that ensure robust performance in applications demanding exceptional reliability. These sophisticated systems can detect, isolate, and potentially correct faults without complete system interruption, representing a significant advancement in digital circuit reliability engineering.

In critical applications such as cryptography, communication protocols, and embedded safety-critical systems, the FT-LFSR provides an unprecedented level of computational integrity. By implementing realtime error monitoring, dynamic reconfiguration of feedback paths, and adaptive state recovery techniques, these advanced registers can maintain operational stability under challenging conditions. The design allows for multiple layers of fault detection, creating redundant computational pathways that can identify and mitigate potential hardware failures before they compromise system performance.

The ongoing evolution of Linear Feedback Shift Registers reflects the growing complexity of modern digital systems and the increasing demand for self-maintaining computational architectures. Researchers continue to push the boundaries of this technology, exploring advanced techniques that bridge theoretical computational reliability with practical hardware implementation. From cryptographic applications to communication systems, the LFSR remains a fundamental building block of digital innovation, continually adapting to meet the most demanding technological challenges.



### 2. Literature Review

The landscape of Linear Feedback Shift Register (LFSR) research reveals a rich tapestry of technological innovation and computational advancement across multiple research domains. Hwasoon Shin and colleagues' 2020 study introduced a ground breaking approach to error detection, proposing a novel error-checking LFSR that leverages complex-valued methodologies to identify faults with minimal area overhead. Their Error Detection LFSR (ED-LFSR) represents a significant leap in fault detection capabilities, implementing a sophisticated validation mechanism that generates and compares parity at each clock cycle to identify potential errors.

Leonel Hernadenz's 2019 research focused on test pattern generation, presenting an innovative approach to improving LFSR performance through advanced sequence generation techniques. The study emphasized high leakage resolution by developing a unique method of recombining test strings in a spiral fashion, ultimately enhancing the computational efficiency of LFSR-based testing methodologies. This work demonstrated the potential for optimizing test pattern generation processes, particularly in complex digital systems requiring intricate diagnostic capabilities.

Mile Stojcev's 2015 contribution expanded the understanding of LFSR applications in system-on-chip (SoC) architectures. The research proposed a concurrent Pseudo-Random Number Generator (PRNG) design utilizing both Fibonacci and Galois LFSR types, showcasing the versatility of these registers in synchronous IP core operations. This work highlighted the critical role of LFSRs in creating flexible and efficient digital computing environments, bridging theoretical concepts with practical implementation strategies.

A particularly noteworthy contribution came from T. Nikolic in 2013, who developed a Fault-Tolerant Infinitely Customizable Minimal Quasi Randomized Numeric Generator (FT RLRG). This research integrated both Fibonacci and Galois LFSRs into a single hardware core, demonstrating an unprecedented approach to creating robust pseudorandom transformation matrices. The study underscored the potential for developing more resilient and adaptable digital systems through advanced LFSR implementations.

Rajesh Singh's 2012 research delved into the application of LFSRs in cryptographic and computational domains. The study focused on developing randomized integer generation techniques, carefully selecting seven tap locations to optimize unpredictability and repetition characteristics. This work illustrated the critical role of LFSRs in generating cryptographic keys and modeling complex computational processes, highlighting their importance beyond traditional digital circuit applications.

Dennis Silage's 2009 research provided insights into LFSR applications in electronic data transmission, particularly in Pseudo-Random Number Generator (PNG) implementations. The study developed a so-phisticated approach using ten pseudorandom number generators in paired configurations, employing a precise 55-bit LFSR with maximum-size generation equations. This work demonstrated the potential of LFSRs in creating complex interference and spread spectrum qualities, particularly in advanced communication technologies.



The cumulative body of research reveals a consistent trajectory of innovation in LFSR technology. Researchers have progressively expanded the capabilities of these digital circuits, addressing challenges in fault tolerance, pattern generation, cryptography, and system-level design. The evolution of LFSR research reflects a broader trend of increasing computational complexity, with each study pushing the boundaries of what is possible in digital circuit design and random sequence generation.

### 3. Proposed FT-LFSR

Traditional Linear Feedback Shift Registers (LFSRs) have long been vulnerable to system-wide failures due to numerous Single-Point-of-Failures (SPoFs). The proposed Fault-Tolerant LFSR (FT-LFSR) architecture represents a groundbreaking solution to this critical challenge, fundamentally transforming how digital systems manage hardware reliability. By implementing a modified Triple Modular Redundancy (TMR) technique enhanced with sophisticated controlling units, this innovative design significantly reduces potential points of failure while maintaining optimal computational performance.

The core innovation lies in its ability to dynamically identify and manage operational modules, creating a more intelligent approach to error detection and mitigation. Through a carefully designed methodology that increases correlation between successive bits, the FT-LFSR reduces transitions in test pattern generation, simultaneously addressing reliability and computational efficiency. Simulation results demonstrate the technique's effectiveness, showcasing a nuanced approach to bit manipulation and state transition that surpasses traditional LFSR implementations.

This architectural breakthrough represents more than an incremental improvement; it is a fundamental reimagining of fault tolerance in digital circuits. As technological systems become increasingly complex and mission-critical, the FT-LFSR offers a promising pathway to more robust, reliable, and efficient computational architectures, addressing long-standing challenges in hardware design and error management.



Figure 1: Block Diagram of FT-LFSR



E-ISSN: 2229-7677 • Website: www.ijsat.org • Email: editor@ijsat.org

- 1. Processing Element: Each PE is a conventional LFSR. The second and third items clock and reset are also the inputs of FT-LFSR but they are not shown in the figure to not make it messy. At first, out sel which is a 2-bit input for Controller, is initialized.
- 2. Controller Module: Selects the correct LFSR output based on the sel signal.
- 3. Voter Module: Implements a majority voting system to determine the consensus among three LFSR outputs.
- 4. Out sel: out sel comes from a module which controls the FTLFSR (e.g. BIST) and determines which PE must be connected to FT LFSR out (selected PE).
- 5. FT LFSR out: FT LFSR out is the N bit output of selected PE which is the same as a conventional LFSR's output.
- 6. Ready: It shows that FT LFSR out is valid or not. if ready equals one, it means that FT LFSR out is valid and otherwise it means invalid. To demonstrate how this FT-LFSR works from when input is given until two outputs are ready.

### **3.1 Operational Dynamics of Fault-Tolerant LFSR**

The Processing Elements (PEs) in the Fault-Tolerant Linear Feedback Shift Register (FT-LFSR) architecture represent conventional Linear Feedback Shift Registers with a sophisticated comparative mechanism. Each PE operates with implicit clock and reset inputs, creating a complex verification system. The Controller initializes a 2-bit out\_sel input, strategically selecting which PE's output will become the primary FT-LFSR output, enabling dynamic operational flexibility.

The comparative process unfolds through a nuanced inter-PE communication protocol. The selected PE compares its output against the outputs of the two non-selected PEs, while the unselected PEs compare their outputs exclusively with the selected PE's output. Each Processing Element generates a PE\_ready signal indicating output correctness, with a PE\_ready value of 1 signifying no bit-level mismatches and 0 indicating potential discrepancies. This granular verification mechanism allows for intricate fault detection at the bit level.

The final arbitration occurs through a majority voter that evaluates the PE\_ready signals from all three Processing Elements. By applying a voting mechanism across the PE readiness indicators, the system can definitively determine the overall reliability of the FT-LFSR output, completing one operational period with a robust, fault-tolerant computational cycle.

### 4. **Results and Discussion**

The existing and proposed architecture are simulated by using Xilinx ISE simulator and Modelsim simulator. Output of the existing FT-LFSR and proposed FT-LFSR are analysed from the results and it is concluded that the proposed architecture reduces the power consumption compared with the existing system. The Synthesis is done using Xilinx ISE and Modelsim software. The internal block of the proposed FT-LFSR is designed in xilinx software and all the gate level modelling in the internal block diagram are done using modelsim software.



E-ISSN: 2229-7677 • Website: <u>www.ijsat.org</u> • Email: editor@ijsat.org

| Name                   | Value    | 1 | 12,360 n | s | 12,380 ns |   | 12,400 n | s | 12,420 л | IS | 12,440 n |        | 12,460 n | s | 12,480 л | s | 12,500 л | s | 12,520 n | s | 12,540 n | s | 12,560 |
|------------------------|----------|---|----------|---|-----------|---|----------|---|----------|----|----------|--------|----------|---|----------|---|----------|---|----------|---|----------|---|--------|
| Hi_Clk                 | 1        |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
| 🖁 i_Enable             | 1        |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
| 🕌 i_Seed_DV            | 0        |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
| > 👹 i_Seed_Data[3:0]   | b        |   |          |   |           |   |          |   |          |    |          | h      |          |   |          |   |          |   |          |   |          |   |        |
| > 👹 FT_LFSR_out[3:0]   | 1        | b | 6        | c | 9         | 2 | 5        | a | 4        | 8  | 0        | 1      | 3        | 7 | e        | d | b        | 6 | c        | 9 | 2        | 5 | a      |
| 🕌 ready                | 0        |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
| > VPE_LFSR_out_A[3:0]  | 1        | b | 6        | c | 9         | 2 | 5        | a | 4        | 8  | 0        | 1      | 3        | 7 | е        | d | b        | 6 | c        | 9 | 2        | 5 | a      |
| > W PE_LFSR_out_B[3:0] | 1        | b | 6        | c | 9         | 2 | 5        | a | 4        | 8  | 0        | 1      | 3        | 7 | e        | d | b        | 6 | c        | 9 | 2        | 5 | a      |
| > VPE_LFSR_out_C[3:0]  | 1        | b | 6        | c | 9         | 2 | 5        | a | 4        | 8  | 0        | 1      | 3        | 7 | e        | d | b        | 6 | c        | 9 | 2        | 5 | a      |
| PE_ready_A             | 0        |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
| PE_ready_B             | 0        |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
| PE_ready_C             | 0        |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
| > 😽 sel[1:0]           | 1        |   |          |   |           |   |          |   |          |    |          | 1      |          |   |          |   |          |   |          |   |          |   |        |
| > 🕷 NUM_BITS[31:0]     | 00000004 |   |          |   |           |   |          |   |          |    |          | 000000 | 04       |   |          |   |          |   |          |   |          |   |        |
|                        |          |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
|                        |          |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |
|                        |          |   |          |   |           |   |          |   |          |    |          |        |          |   |          |   |          |   |          |   |          |   |        |

Figure 2: Simulation Result for FT-LFSR

The existing and proposed architecture are simulated by using Xilinx ISE simulator. The Synthesis is done using Xilinx ISE and Modelsim software. The internal block of the proposed FT-LFSR is designed in xilinx software.



### Figure 3: Area

We anticipate that the FT-LFSR will consume fewer energy than the P-FT-LFSR. It may be because FT-LFSR has fewer logics than P-LFSR, which is influenced by various setups.

| Name            | Slack ^1 | Levels | Routes | High Fanout | From           | То          | Total Delay |  |  |  |
|-----------------|----------|--------|--------|-------------|----------------|-------------|-------------|--|--|--|
| Ъ Path 1        | 00       | 4      | 5      | 2           | i_Seed_Data[1] | o_LFSR_Done | 5.090       |  |  |  |
| Figure 4: Delay |          |        |        |             |                |             |             |  |  |  |



E-ISSN: 2229-7677 • Website: www.ijsat.org • Email: editor@ijsat.org

| Summary  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|
| Power analysis from Implemented<br>derived from constraints files, sin<br>vectorless analysis. | d netlist. Activity<br>nulation files or | On-Chip Power Dynamic: 2.077 W (94%) — |  |  |  |  |  |  |  |
| Total On-Chip Power:<br>Design Power Budget:<br>Power Budget Margin:                           | 2.214 W<br>Not Specified                 | 94%                                    | Signals:         0.089 W         (4%)           94%         Logic:         0.034 W         (2%)           I/O:         1.955 W         (94%) |  |  |  |  |  |  |
| Junction Temperature:<br>Thermal Margin:   | <b>29.1°C</b><br>55.9°C (29.5 W)         | 6%                                     | Device Static: 0.137 W (6%)  |  |  |  |  |  |  |
| Effective &JA:   | 1.9°C/W                                  |  |  |  |  |  |  |  |  |
| Confidence level:  | Low                                      |  |  |  |  |  |  |  |  |
| Launch Power Constraint Advisor  | to find and fix                          |  |  |  |  |  |  |  |  |

#### **Figure 5: Power Report**

The power consumption of the proposed FT-LFSR is very less when compared to the exisiting LFSR. The power analysis is done using XILINX software. Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis. We can observe the values from the figure and say that it is for low power applications.





When contrast towards the LFSR, the FTLFSR greatly minimises immediate power violation and so minimizes stressing the circuits throughout testing, increasing dependability. The overall power spent by the recommended FTLFSR is lower than it seems needed by the regular LFSR, and the resulting applied method is lower.

The suggested method demonstrates the notion of decreasing discontinuities in the integration test sequence. Increase the association between both the succeeding bits to decrease the changeover. These numerical simulations explain how and why the motifs for such supplied seeds vectors were formed. The LFSR is a logic gate with exclusive-OR settings with some of its terminals to generate a recurring business. LFSRs are widely used to create a set of numbers of 1s and 0s as pseudorandom pattern generators. Because when module is connected in the LFSR (test) mode, its unpredictable, elevated sequences created are highly ideal for making tinted moisturisers. Even during beta mode, it work introduces a novel minimal LFSR to minimise the ordinary or attain the objective of combinational circuits devices.

E-ISSN: 2229-7677 • Website: <u>www.ijsat.org</u> • Email: editor@ijsat.org



**Figure 7: RTL Schematic** 

#### 5. Conclusion and Future Scope

The evolution of Linear Feedback Shift Registers (LFSRs) represents a critical frontier in digital circuit design, with fault tolerance emerging as a paramount consideration in modern computational architectures. Traditional LFSR designs have long been plagued by single points of failure that compromise system reliability, a challenge addressed by the innovative Fault-Tolerant LFSR (FT-LFSR) architecture. This ground breaking approach leverages a modified Triple Modular Redundancy (TMR) technique, incorporating sophisticated control units that dynamically identify and manage operational modules, thereby dramatically reducing the potential for catastrophic system failures.

Looking forward, the research trajectory for Fault-Tolerant Linear Feedback Shift Registers promises transformative advancements in multiple technological domains. Researchers are exploring high-level fault-tolerance techniques that incorporate adaptive methodologies, including dynamic error correction and sophisticated fault prediction powered by machine learning algorithms. These advanced approaches represent a paradigm shift in reliability engineering, moving beyond traditional static fault mitigation strategies to create intelligent, self-aware digital circuits capable of anticipating and pre-empting potential failures.

This exploration aims to continue the relentless pursuit of power miniaturization while expanding the computational capabilities of digital systems. The convergence of fault-tolerant design with these emerging technologies holds the potential to revolutionize power-efficient computing across multiple application domains.



E-ISSN: 2229-7677 • Website: www.ijsat.org • Email: editor@ijsat.org

The most promising horizons for FT-LFSR technology lie in its potential to transform critical technological ecosystems such as Internet of Things (IoT) and edge computing. In these domains, where power efficiency and reliability are paramount, the FT-LFSR architecture offers an unprecedented solution to longstanding computational challenges. Moreover, the technology's applications in cryptography and secure communication protocols continue to expand, with researchers developing increasingly sophisticated implementations for stream ciphers, error detection, and correction codes. As digital technologies become increasingly complex and mission-critical, the FT-LFSR stands as a testament to the ongoing innovation in reliability and efficiency engineering.

#### References

- 1. Parhi, K.K., 2004, Eliminating the fanout bottleneck in parallel long BCH encoders, IEEE Transactions on Circuits and Systems I: Regular Papers, 51(3), pp.512-516.
- 2. Kennedy, C. and Reyhani-Masoleh, A., 2009, June. High-speed CRC computations using improved statespace transformations, In Electro/Information Technology, 2009. eit'09. IEEE International Conference on (pp. 9-14). IEEE.
- 3. Ayinala, M. and Parhi, K.K., 2010, October, Efficient parallel VLSI architecture for linear feedback shift registers, In Signal Processing Systems (SIPS), 2010 IEEE Workshop on (pp. 52-57). IEEE.
- 4. Ayinala, M. and Parhi, K.K., 2011, High-speed parallel architectures for linear feedback shift registers, IEEE transactions on signal processing, 59(9), pp.4459-4469.
- 5. Muthiah, D. and Raj, A.A.B., 2012, February, Implementation of high-speed LFSR design with parallel architectures, In Computing, Communication and Applications (ICCCA), 2012 International Conference on (pp. 1-6). IEEE.
- 6. Jung, J., Yoo, H., Lee, Y. and Park, I.C., 2015, Efficient parallel architecture for linear feedback shift registers, IEEE Transactions on Circuits and Systems II: Express Briefs, 62(11), pp.1068-1072.
- Hu, G., Sha, J. & Wang, Z., 2017, High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(3), pp 1159-1163.
- Datta, D., Datta, B. and Dutta, H.S., 2017, March. Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number, In Devices for Integrated Circuit (DevIC), 2017 (pp. 346- 349). IEEE.
- 9. Kumar, A., Saraswat, S. and Aggarwal, T., 2017, July, Design of 4-bit LFSR on FPGA, In Computing, Communication and Networking Technologies (ICCCNT), 2017 International Conference on (pp. 1- 6).IEEE.
- Madhushree, K. and Rajan, N., 2017, March, Dynamic power optimization of LFSR using clock gating, In Innovations in Information, Embedded and Communication Systems (ICIIECS), 2017 International Conference on (pp. 1-4). IEEE.
- Thubrikar, T., Kakde, S., Gaidhani, S., Kamble, S. and Shah, N., 2017, April, Design and implementation of low power test pattern generator using low transitions LFSR, In Communication and Signal Processing (ICCSP), 2017 International Conference on (pp. 0467- 0471). IEEE.
- Devika, K.N. and Bhakthavatchalu, R., 2017, April, Design of reconfigurable LFSR for VLSI IC testing in ASIC and FPGA, In Communication and Signal Processing (ICCSP), 2017 International Conference on (pp. 0928-0932). IEEE.



- Leonard Colatitude and Dennis Silage, "Efficient PGA LFSR Implementation Whitens Pseudorandom Numbers, 2009 International Conference on Reconfigurable Computing and FPGAs, 2009
- 14. Nagaraj s vannal, saroja v siddamal, shruti v bidaralli, mahalaxmi s bhille, Design and testing of combinational Logic circuits using built in self Test scheme for fpgas, 2015 fifth international conference on communication systems and network technologies, 2015.
- Cannon, Matthew & Keller, Andrew & Thurlow, Corbin & Perez-Celis, Andres & Wirthlin, Michael. (2019). Improving the Reliability of TMR with NonTriplicated I/O on SRAM FPGAs. IEEE Transactions on Nuclear Science. PP. 1-1. 10.1109/TNS.2019.2956473.
- 16. V. Petrovi, Z. Stamenkovi, M. Stojev, T. Nikoli, and G. Jovanovi, "FaultTolerant Reconfigurable LowPower Pseudorandom Number Generator," IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Karlovy Vary Czech Republic, pp. 279-282, April 2013.