Analysis of an Efficient Fault Tolerant Linear Feedback Shift Register for Low Power Applications

Author(s)	Navali Mohammed Sufiyan, Oggisetty Pavan Kumar, Pentakota Siddhu
Country	India
Abstract	Traditional fault-tolerant Linear Feedback Shift Registers have historically been plagued by a significant vulnerability: numerous Single-Point-of-Failures (SPoFs), where a single fault could potentially compromise the entire system's functionality. Recognizing this critical limitation, researchers have developed an innovative solution called the Fault Tolerant-Linear Feedback Shift Register (FT-LFSR), which dramatically reduces the number of potential failure points. This breakthrough approach leverages a modified version of Triple Modular Redundancy (TMR), a well-established fault tolerance technique based on spatial redundancy.
Keywords	Single-Point-of-Failures, Fault Tolerant, pseudorandom, Linear Feedback
Field	Engineering
Published In	Volume 16, Issue 2, April-June 2025
Published On	2025-04-04
DOI	https://doi.org/10.71097/IJSAT.v16.i2.3063
Short DOI	https://doi.org/g9dpf7

About IJSAT Fees & Payment Current Issue Publication Archive	Submit Research Paper Track Submission Status Publication Guidelines Publication Ethics Peer Review & Plagiarism	Join as a Reviewer Editors & Reviewers Reviewer Referral Program Get Reviewer Membership Certi.	Website/Journal Policies Usage Policy Content Policies Privacy Policy

Contact Us	Message on WhatsApp	+91-9687-182-185	editor@ijsat.org

International Journal on Science and Technology